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Abstract: The multilevel inverter-based drive system is greatly affected by several faults occurring
on switching elements. A faulty switch in the inverter can potentially lead to more losses, extensive
downtime and reduced reliability. In this paper, a novel fault identification and reconfiguration
process is proposed by using discrete wavelet transform and auxiliary switching cells. Here, the
discrete wavelet transform exploits a multiresolution analysis with a feature extraction methodology
for fault identification and subsequently for reconfiguration. For increasing the reliability, auxiliary
switching cells are integrated to replace faulty cells in a proposed reduced-switch 5-level multilevel
inverter topology. The novel reconfiguration scheme compensates open circuit and short circuit
faults. The complexity of the proposed system is lower relative to existing methods. This proposed
technique effectively identifies and classifies faults using the multiresolution analysis. Furthermore,
the measured current and voltage values during fault reconfiguration are close to those under
healthy conditions. The performance is verified using the MATLAB/Simulink platform and a
hardware model.
Keywords: multilevel inverter; induction motor drive; discrete wavelet transform; multiresolution
analysis; feature extraction methodology
1. Introduction
In the past few decades, inverter-based induction motor drives have reached very high
levels of performance, covering many industrial applications. At present, the multilevel
inverter fed induction motor drive (MIMD) system is a favored solution for variable
speed drives (VSDs) [1,2]. Multilevel inverters have gained importance in the past few
decades since they are suitable for high voltage and high-power applications by virtue
of their ability to synthesize waveforms with improved harmonic spectrums and lower
total harmonic distortions (THD). Compared to the classical square-wave or quasi-square
wave inverters, the multilevel inverter has a number of advantages such as near-sinusoidal
wave-shapes, low common-mode voltage, low dv/dt voltage stress, low harmonic profile,
low electromagnetic interference effects, good operating efficiency, and regulation of the
drive speed [3,4]. Various formal multilevel inverter structures are the diode-clamped
multilevel inverter [5], the flying-capacitor multilevel inverter [6], and cascaded H-bridge
multilevel inverter (CHB-MLI) [7]. Among these, the CHB-MLI plays a significant role in
several applications, but it is restricted to low output voltage levels. With advancements in
formal multilevel inverter topologies, there have been several prominent efforts to develop
novel multilevel inverter structures by utilizing low switching elements.
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The reliable and safe functioning of multilevel inverter based industrial-drive systems
requires monitoring of the power-electronic switches and components. If more switches are
used, the probability of faults increases and fault reconfiguration becomes a prerequisite for
overcoming discontinuous functioning of the entire drive system under faulty conditions.
Despite new advancements in this area, faults still occur on switching components. They
are classified as short-circuit (SC) faults and open-circuit (OC) faults, primarily occurring
on switches, diodes and gate-drive circuits, and are the main causes of inverter failure [8,9].
An OC fault can occur for reasons such as the degradation of the inner wire and a gate-
signal fault, while an SC fault can occur under certain conditions related to over-voltage
and gate-signal faults. SC faults are more difficult to ameliorate due to the high currents;
they lead to serious effects on the entire system and nearby elements. When the MIMD
system experiences a fault, there is a need to operate continuously in order to sustain
a stable functioning of components, including relays and protective circuits [10]. These
protective devices may damage the MIMD, affecting the unit and increasing the economic
losses. In order for the MIMD system to function continuously, detailed information on the
various faults is a prerequisite. Fault diagnosis is essential for the active compensation of
OC and/or SC faults using a reconfiguration methodology. Prior information is used to
identify the types of faults in order to prevent the failure of the entire drive system.
Some researchers have placed an emphasis on the use of the output voltage and/or
currents for fault analysis, in order develop a process for diagnosing faults. Lezana et al.
proposed an analysis of faults on a multilevel inverter that contained a high switching
element count. Due to the persistence of faults in multilevel inverters, a number of fault
identification and diagnosis techniques have been developed [11]. Priya et al. studied the
effect of a SC fault, demonstrating that it has a greater impact compared to OC faults when
no protective elements are used. A number of faults have been studied and methods pro-
posed for diagnosing and preventing or mitigating faults in order to improve the reliability
of drive systems [12]. Conventional fault identification methods are the modified-slope
algorithm, which measures the slope in the complex part of the αβ-plane [13], reference cur-
rent sequences [14], and frequency domain methods based on signal-processing techniques,
e.g., the fast-Fourier transform (FFT) [15] and the discrete Fourier transform (DFT) [16].
Based on the outputs of a multilevel inverter at various frequency bands, the effect
of faults, fault types and fault occurrences, can be extracted by using a discrete wavelet
transform (DWT) [17]. Wavelet techniques have been developed for interrogating and
manipulating signals in different applications areas, including in electric vehicles, signal
processing, power electronics and mechanical systems [18–20], with decomposition levels
usually between 4 and 10. This paper conducts fault analyses and identification for a
proposed 5-level symmetrical reduced-switch multilevel inverter (RSMLI) fed induction
motor drive based on a DWT multi resolution analysis (DWT-MRA), which leverages a
feature extraction methodology (FEXM). Based on the outcomes of the proposed fault
identification scheme, a fault reconfiguration scheme is also developed by using auxiliary
switching cells.
The measured THD values are useful for the identification of the occurrence and
type of fault in traditional FFT, neutral-point-control (NPC) multilevel inverter and the
proposed DWT–MRA method, but the existence of a fault in a MIMD is identified based
on a THD analysis of the line current. Initially, the THD value of the healthy condition is
investigated under various reconfiguration methods; thereafter, various fault conditions
are investigated in detail. The characteristics obtained from healthy conditions of the
reconfiguration methods are considered as reference values for the fault compensation and
are compared with the performance of the proposed RSMLI fed induction motor drive
under various fault cases. Over the formal reconfiguration schemes, the proposed RSMLI
scheme produces favorable THD values, which imply improved power-quality features.
The proposed fault mitigation scheme is validated by using MATLAB/Simulink, along
with hardware results.
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2. Materials and Methods
2.1. Proposed 5-Level Symmetrical RSMLI Structure under Healthy Conditions
The novel proposed 5-level symmetrical RSMLI structure requires a total of 6 IGBT
switches and 2 DC sources (with Vdc1 = Vdc2), powered by a front-end rectifier, followed
by a DC-link capacitor. The DC-link capacitor constitutes the interface between the rectifier
and RSMLI topology. In a healthy situation, 5 staircase voltage levels are attained based
on a series-operation of several cells (Vdc = Vdc1 + Vdc2), requiring only one additional
switch Sda. The switch Sda is activated in healthy conditions for furnishing the return path
to the drive. The DC voltage input undergoes a transformation to an AC stair-case voltage
through activating the switches in an appropriate manner; the 5-level voltages are Vdc,
2 Vdc, 0 Vdc, −Vdc, and −2 Vdc. The 3-phase 5-level symmetric RSMLI fed induction motor
drive under healthy conditions is depicted shown in Figure 1 and the switching sequences
are illustrated in Table 1.
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Figure 1. Schematic of the proposed three-phase 5-level symmetric RSMLI fed induction motor drive under healthy conditions. 
Table 1. Sequences of switching for the 5-level symmetric RSMLI structure under healthy conditions. 
Outcome Voltages Sa1 Sa2 Sa3 Sa4 Sa5 Sa6 Sa7 Sa8 
Vdc C NC NC NC C C - - 
2 Vdc C NC C NC C NC - - 
−Vdc NC C C C NC NC - - 
−2 Vdc NC C NC C NC C - - 
0 Vdc C C C NC NC NC - - 
Pulse-width modulation (PWM) is frequently used for generating feasible switching 
patterns and is used in the proposed RSMLI structure in the form of a multicarrier pulse-
Figure 1. Sche atic of the proposed three-phase 5-level sy etric RS LI fed induction otor drive under healthy conditions.
Table 1. Sequences of switching for the 5-level symmetric RSMLI structure under healthy conditions.
Outcome Voltages Sa1 Sa2 Sa3 Sa4 Sa5 Sa6 Sa7 Sa8
Vdc C NC NC NC C C - -
2 Vdc C NC C NC C NC - -
−Vdc NC C C C NC NC - -
−2 Vdc NC C NC C NC C - -
0 Vdc C C C NC NC NC - -
Pulse-width modulation (PWM) is frequently used for generating feasible switching
patterns and is used in the proposed RSMLI structure in the form of a multicarrier pulse-
width modulation scheme [21–23]. PWM regulates the pulse widths, resulting in an output
voltage to control the dv/dt stress, harmonic shifting, and minimize losses. It needs a
reference signal that is sinusoidal and a number of triangular carrier signals in order to
generate switching patterns. The main parameter is the modulation index (min), which is
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differentiated on the basis of a sinusoidal reference amplitude (Ar) and the amplitudes of




(min ≤ 1) (1)
The output voltage (Vo) waveform magnitude depends on the voltage of the input
DC link (Vdc) together with the modulation index (min).
Vo = minVdc (2)
The multicarrier sinusoidal PWM method consists of a reference signal in each phase
Uaref *, Ubref * Ucref *, which are contrasted with dual carrier signals (Vcar1, Vcar2). The
carriers possess equal (high) frequency of switching with small deviations in the magni-
tudes of the peaks and the vertical displacements. The reference and carrier signals are
compared in order to generate the switching states A and B. The latter are controlled using
a further pulse generation sequence C. Equation (3) defines the optimal pulse generation to
the switches and Figure 2 depicts the switching pattern for the RSMLI.
Sa1 = AC + C
Sa2 = C





Figure 2. Simplified switching pattern. * C–conduction, NC—nonconduction.
2.2. Proposed 5-Level Symmetrical RSMLI Structure under Faulty Conditions
The open-circuit (OC) and short-circuit (SC) faults are those most frequently encoun-
tered in multilevel inverter structures, occurring in switches and/or gate-drive circuits.
These fault events lead to malfunctioning of the drive system due to extreme thermal
and electrical stress experienced by nearby elements. The most systematic faults in the
proposed RSMLI are gate-open circuit (GOC) faults and gate-short circuit (GSC) faults,
depicted in Figure 3. In these configurations the switches Sa7 and Sa8 are in an idle state
for a healthy state and are operational in a faulty state. Figure 3a represents a GOC-fault
occurring in the phase A related to switch Sa5 of the RSMLI.
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Figure 3. (a) Gate-open and (b) gate-short circuit fault states.
During a fault, it is not possible to transfer energy to the induction motor (IM) drive for
continuous operation since the path of current flow becomes unbalanced, which impacts
the drive speed and torque, therefore degrading its performance. Figure 3b depicts a
phase-A GSC fault for the switch Sa5 of the RSMLI by generating a short circuit related to
the switch gate-pulse signal. During this fault, there is a possibility of a high unbalanced
current to the IM drive, which affects the magnitude of current in the positive region, again
degrading the performance of the IM drive. The fault analysis is the same for other types
of faults, such as faults on switches and diodes.
2.3. Fault Identification Using a Discrete Wavelet Transform (DWT) Analysis
The wavelet transform (WT) method was developed as a replacement for the short-
time Fourier transform (STFT), which uses fixed-width windowing functions. In the WT
method, the width of the window is changed as the transform is computed for each spectral
component [24,25]. This multiresolution analysis (MRA) allows for the identification of
abrupt variations in electrical parameters such as voltage, current and frequency [17].
Wavelets are localized in both the time and frequency domains, while Fourier transforms
are only localized in the frequency domain. The STFT overcomes this limitation partly, but
the fixed-width windows lead to a tradeoff between time and frequency resolution. WTs
offer greater time and frequency localization and are better for distinguishing important
signatures from signals that have high-frequency disturbances that are short-lived, and
superimposed on low-frequency signals.
A continuous wavelet transform (CWT) of the signal x(t) is defined in terms of a
mother wavelet ψ(t). The mother wavelet is able to the translated and dilated discretely,
which generates an orthonormal basis ψi,j(t), where i.j are integers for expressing a signal
x(t). The coefficients of the signal in this basis define the DWT. MRA, also called the fast
wavelet transform (FWT), is a computationally efficient method to perform DWT [26].
This DWT–MRA analysis decomposes the original signal into low- and high-frequency
components termed approximations and details, respectively, with divergent scales/levels
of resolution. At every level, the approximations are acquired by a convolution signal
with a low-pass filter and the details are obtained by the convolution of the signal with a
high-pass filter, followed by a dyadic decimation process in both cases.
The procedure begins with evaluating the discrete form of the signal x[n], which has a
length N passed through digital low-pass and high-pass filters, g[n] and h[n]. The outcomes
from a low-pass filter are the N approximation coefficients a1[n], while the high-pass filter
produces the detail coefficients d1[n]; this is the first level of the MRA [27–29]. These
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coefficients are employed as the inputs for a second set of wavelet filters, with sampling
by dual functionality. The filters in this level of resolution produce approximation/detail
coefficients each of length N/2. This decomposition process is repeatedly applied up to
the highest-level L (Figure 4), which enhances the resolution in terms of frequency of the











Figure 4. Decomposition process for the discrete signal in DWT.
A level of 9 ensures that there is sufficient information to form reliable statistics of the
coefficients in the presence of noise, while not leading to excessive computational costs.
The Haar mother wavelet was selected based on the correlation coefficient value. It is
worth mentioning that the computational costs of FWT-MRA is O(N) compared to O (N
log2(N)) for the FFT.
In general, the fault in the MIMD system is identified by the gradient of the line cur-
rent. This is not suitable, however, for dynamic conditions. For these cases, a wavelet-based
feature extraction methodology (FEXM) [28] can be used effectively for detecting faults
using a decomposition feature rate (D f r). The D f r value is determined from a FEXM on
the line currents for both healthy and faulty states by first performing a DWT analysis to
obtain high-frequency information on the currents in the form of the detail coefficients
dl [n]. Several signatures are then calculated, such as the mean dl = 1N/2l−1−1 ∑n d
l [n], me-




and median absolute deviation
(Mad), which is the median of
∣∣∣dl − dl [n]∣∣∣, of these coefficients, where di, i = 1, . . . , L,
denotes the decomposition level. From the standard deviations at different levels of
decomposition, the D f r is obtained as follows.
D f r =
σ(d2) + σ(d3) + . . . + σ(dL−1)
(L− 2)σh
(5)
In which σh = (L− 2)−1 ∑L−1i=2 σ(di) under healthy conditions. The standard devia-
tions of the wavelets coefficients have been used extensively for fault detection in various
electrical and mechanical systems [30–32]. It can often be the case that the standard devia-
tions for the lowest and highest-level features do not vary significantly from the healthy
values [31]. Thus, the summation in (5) discards these values.
Faults can be identified by observing the value of D f r under both healthy and faulty
conditions. If D f r is less than a certain threshold value (the value at the healthy condition
within a tolerance determined from a prior analysis), then a fault is identified. Nevertheless,
D f r is unable to classify the type of fault, so further analysis is required. The average Mad
values of the d2 to d8 detail coefficients under healthy and different faulty conditions at
the different decomposition levels is used to classify the type of fault. These average Mad
values in each phase are compared with a threshold value obtained from a prior analysis
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under faulty and healthy conditions to clearly classify the fault type. If Mad is lower than a
threshold, any fault is labelled an OC fault, and it is otherwise classified as a SC fault.
2.4. Fault-Reconfiguration Technique Using Auxiliary Switching Cells
The novel reconfiguration technique of the proposed 5-level symmetrical RSMLI
structure in this article is based on a fault reconfiguration technique using back-to-back
switches in [30–33]. It requires only eight IGBT switches in the overall configuration; three
equal DC sources (Vdc1 = Vdc2 = Vdc3), powered by a front-end rectifier followed by a
DC-link capacitor. The additional auxiliary switching cells Sa7 and Sa8 are incorporated
under faulty conditions and are otherwise turned off. For example, if Sa5 in the module
fails due to any type of fault then antiparallel thyristors across the switches are activated to
continue operation with auxiliary switches. Therefore, when a fault occurs in any switch
of the upper and/or lower module, the proposed fault identification scheme activates
the auxiliary switch cell through a control unit. During a fault occurrence, the additional
fault-tolerance switch Sda is turned off and the corresponding five staircase voltage levels
are attained. The switch Sda is nonconducting under faulty conditions due to the energy
provided by the auxiliary cells. Figure 5 shows a schematic of the proposed reconfiguration
technique under faulty conditions. It is noted that the input DC voltage undergoes a
transformation to an AC staircase voltage with proper switching sequences, as shown in
Table 2. The corresponding 5-level voltages are Vdc, 2 Vdc, 0 Vdc, −Vdc, and −2 Vdc.




Figure 5. Schematic of the proposed fault-reconfiguration technique in a three-phase 5-level sym-
metric RSMLI fed induction motor drive system under faulty conditions. 
The response of the multilevel inverter can be analyzed using DWT-FEXM signatures 
under healthy and faulty conditions based on the  and the Mad value. The average 
Mad for each phase is compared with threshold values to classify the fault type. After 
identification of the fault type, the faulty switch is turned off by using the thyristors, acti-
vating the auxiliary switching cell in the respective phase. Furthermore, if the  value 
is less than the threshold value after activation of the auxiliary switch, the process is con-
tinued until no fault is detected in the relevant phase of the RSMLI system, the flow-chart 
of the proposed fault reconfiguration technique is illustrated in Figure 6. 
Fig re 5. Schematic of the proposed fault-reconfiguration technique in a three-phase 5-level symmet-
ric RSMLI fed induction motor drive system under faulty conditions.
Table 2. Novel reconfiguration switching sequences of proposed 5-level symmetric RSMLI structure
in faulty conditions.
Outcome Voltages Sa1 Sa2 Sa3 Sa4 Sa5 Sa6 Sa7 Sa8
Vdc NC C C C - NC C NC
2 Vdc NC C NC C - C NC C
−Vdc C C C NC - NC NC C
−2 Vdc NC NC C C - NC NC C
0 Vdc C C C NC - NC C NC
C–conduction, NC–nonconduction.
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The response of the multilevel inverter can be analyzed using DWT-FEXM signatures
under healthy and faulty conditions based on the D f r and the Mad value. The average
Mad for each phase is compared with threshold values to classify the fault type. After
identification of the fault type, the faulty switch is turned off by using the thyristors,
activating the auxiliary switching cell in the respective phase. Furthermore, if the D f r
value is less than the threshold value after activation of the auxiliary switch, the process
is continued until no fault is detected in the relevant phase of the RSMLI system, the
flow-chart of the proposed fault reconfiguration technique is illustrated in Figure 6.
Figure 6. Flow chart of the fault reconfiguration technique.
3. Results
3.1. Simulation Results
The RSMLI system is typically operated by an AC source in single phase with an AC-
DC front end and a DC-DC converter for constant DC-link voltages to drive the multilevel
inverter. In this context, a commanding signal is used to construct the GOC and GSC faults
in a RSMLI system; it is set as “0” for OC faults and “1” for SC faults. The DWT–MRA
analysis was performed with the MATLAB/Simulink tool. The analysis identifies the
faulty switch and faulty phase by measuring the median, mean, standard deviation, and
other features of the DWT coefficients using a FEXM. The operating specifications of the
proposed RSMLI system are presented in Table 3.
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Table 3. System specifications.
Parameters Values
AC Source Vsa = 230 V, F = 50 Hz
Inductors Lb1 = Lb2 = Lb3 = 1.2 mH
DC-Link Capacitor Cdc = 690 µF,Vdc1 = Vdc2 = Vdc3 = 200 V
Switching Frequency Fs = 3050 Hz
Induction Motor Vo = 400 V, Pm = 10 HP, Tm = 10 N-m
3.1.1. Case A: Evaluation for a Healthy State
Figure 7 shows the line currents, the stator current, the rotor speed, and the electro-
magnetic torque under healthy conditions. The line currents (ILabc) are constant at 43.1 A
and with a phase displacement of 120◦. The stator current (Isa) is maintained sinusoidal
with a value of 58 A at the start and 43.1 A under steady-state. The induction motor speed
(Nr) reaches a steady-state plateau at 1360 rpm within 0.1 s. The electromagnetic torque
(Te) of the induction motor rises to around 45 N-m before settling on the rated mechanical
torque at steady-state.
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Figure 7. Simulation results under healthy conditions.
3.1.2. Case B: Performance during GOC Fault and Fault Reconfiguration States
The motor drive performance during reconfiguration was evaluated during a GOC
fault and is shown in Figure 8. The GOC fault occurs at t = 0.5 s by opening the gate-pulse
of switch Sa5. To compensate the GOC fault, the reconfiguration t chnique is initiated at
t = 0.6 s by activating the switches of the auxiliary switching cell. By virtue of the open-
fault, switch Sa5 is considered a gate-pulse failure affecting certain characteristics of the
multilevel inverter and induction motor drive. Under prefault conditions before t = 0.5 s,
ILabc remains constant at 43.1 A with a phase displacement of 120◦, Nr is maintained
constant at 1360 rpm and Te is around 10 N-m.
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Figure 8. Simulation results during a GOC fault and the fault reconfiguration technique.
In the period 0.5 s < t < 0.6 s when the fault occurs, the line current of the faulty
phase decreases and is unbalanced at 12 A in the negative half-cycle. The rotor speed
(Nr) fluctuates and reduces to 1050 rpm, while the electromagnetic torque fluctuates and
decreases to 3.5 N-m. During fault reconfiguration, initiated at t = 0.6 s, the line current of
the faulty phase recovers to a value of almost 41 A and a phase displacement of 120◦. The
rotor speed (Nr) adopts a constant value of 1360 rpm and the electromagnetic torque (Te)
of the induction motor returns to almost 10 N-m.
3.1.3. Case C: Performance during GSC Fault and Fault Reconfiguration States
Under GSC fault conditions, the performance is shown in Figure 9. The fault begins at
0.5 s by the misfiring of the gate-pulse by the addition of the step response to the switching
pattern of Sa5. The fault reconfiguration technique is initiated at t = 0.6 s. The prefault
conditions before t = 0.5 s are as in cases A and B.
Figure 9. Simulation results during GSC fault and fault reconfiguration.
During the fault 0.5 s < t < 0.6 s, the line current of the faulty phase decreases and
becomes unbalanced at 27.5 A in the positive half-cycle, while in the other phases there is a
small decrease. Nr fluctuates and reduces to 1230 rpm, while Te fluctuates and decreases to
6 N-m, returning to the rated torque within 0.15 s. The maximum fault detection time is
50% of the switching period, while detection is accurate, fast and straightforward. After
fault reconfiguration the line current of the faulty phase is maintained as balanced with
a value of 41 A and a 120◦ phase displacement. Nr is maintained at 1360 rpm and Te is
nearly 10 N-m.
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Following DWT–MRA on the line currents, the FEXM signatures of the detail coeffi-
cients under healthy, GOC/GSC fault, and fault reconfiguration conditions are provided
in Table 4, with respect to the level of decomposition. Included are the mean, median,
standard deviation and Mad. The DAQ-9227 current acquisition card measures the values
for a specified number of levels directly from a hardware-interaction system. The data are
exported to an Excel sheet and then imported to a mat-file program, which generates the
respective wave-shape signatures.
Table 4. Signatures measured under different conditions with respect to the level of decomposition.
Level of Decomposition
d1 d2 d3 d4 d5 d6 d7 d8 d9
Under healthy conditions
Mean −0.46 −0.52 −0.29 −0.93 −0.53 −0.82 −0.38 −0.29 −0.33
Median −3.59 −3.36 −2.72 −3.82 −3.12 −3.59 −3.12 −3.13 −2.72
Standard Deviation 30.06 30.11 30.18 29.96 30.12 29.97 30.15 30.14 30.15
Median Absolute
Deviation 29.97 30.15 30.73 29.74 30.37 29.97 30.45 30.45 30.73
Under GOC faulty conditions
Mean 11.84 11.43 11.64 11.74 11.56 11.35 12.06 11.74 11.35
Median 0.49 0.04 0.05 0.05 0.04 0.04 0.75 0.05 0.04
Standard Deviation 19.38 19.42 19.36 19.26 19.33 19.32 19.43 19.26 19.32
Median Absolute
Deviation 11.63 11.12 11.17 10.98 11.12 10.94 11.82 10.98 10.94
Under GSC faulty conditions
Mean −9.17 −8.83 −9.01 −10.09 −9.62 −10.19 −8.91 −9.48 −9.19
Median −13.4 −12.95 −12.95 −13.69 −13.57 −13.81 −13.11 −13.52 −13.28
Standard Deviation 24.44 24.61 24.61 24.61 24.51 24.58 24.42 24.51 24.65
Median Absolute
Deviation 21.71 22.08 22.07 21.62 21.61 21.45 21.78 21.64 21.92
Under GOC fault reconfiguration conditions
Mean 4.85 4.61 4.64 4.54 4.88 4.56 4.71 4.57 4.65
Median 10.23 10.12 10.07 9.92 10.25 9.93 10.1 9.83 10.01
Standard Deviation 28.19 28.15 28.22 28.26 28.15 28.21 28.16 28.11 28.13
Median Absolute
Deviation 24.87 25.02 24.99 25.16 24.81 25.12 24.95 25.21 25.02
Under GSC fault reconfiguration conditions
Mean −5.12 −5.22 −5.21 −5.31 −5.13 −5.25 −5.41 −5.22 −5.41
Median −10.1 −10.4 −10.5 −10.6 −10.1 −10.5 −10.7 −10.4 −10.7
Standard Deviation 27.77 27.79 27.84 27.81 27.82 27.85 27.79 27.87 27.79
Median Absolute
Deviation 24.93 24.80 24.75 24.64 24.97 24.75 24.64 24.80 24.64
Under healthy conditions, the maximum mean takes on a small negative value of
−0.93 at level d4. The maximum median is also slightly negative, −3.82 at level d4. The
highest value standard deviation occurs at d3 (30.18). The maximum Mad is 30.73, occurring
at both d3 and d9. Table 4 shows the signatures related to the GOC fault. The maximums
in the mean, median, and standard deviation are obtained at level d7, taking values 12.06,
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0.75 and 19.43, respectively. The maximum value of Mad is 11.82, at level d7. For a GSC
fault, the maximum mean and median are negative with values of −10.19 and −13.81 at
level d6. The maximum standard deviation is 24.65 at level d9, while the maximum value
of Mad is 22.08, at level d2.
Under GOC fault reconfiguration conditions the highest mean and median are 4.88
and 10.25 (level d5). The maximum in the standard deviation is 28.26, for level d4, while
the highest Mad is 25.21 attained at level d8. The maximums in the mean, median and
standard deviation under GSC fault reconfiguration conditions are −5.41, −10.7, attained
at levels d7 and d9, while the maximum standard deviation is 27.87, at level d8. The highest
value of Mad is 24.97, attained at level d5. It can be seen that the statistical signatures in
Table 4 have variations between states (healthy, faulty, reconfiguration conditions) that can
be reliably used for fault analysis, and that the values of the signatures are close to constant
from decomposition level to decomposition level. Table 5 shows that the presence of a fault
and the type of the fault in the system are reliably identified by D f r and the average Mad.
Table 5. Measured D f r values under healthy, faulty and reconfiguration conditions.
Healthy
Under Fault Condition Under FaultReconfiguration
GOC GSC GOC GSC
D f r 1 0.6427 0.8159 0.9364 0.9250
Average Mad (d2 : d8) 30.27 11.16 21.75 25.03 27.76
In Table 5, Equation (5) is used to calculate the D f r values for the different states
(healthy, faulty, reconfigured) from the d2 to d8 standard deviations in Table 4. The D f r
threshold value is taken as 0.9 for identifying the fault. Similarly, the average Mad values
for the different states are calculated from the d2 to d8 Mad values in Table 4. The Mad
threshold value for classifying the fault is taken to be 16.46 (midway between the values
for the two fault types).
Table 6 compares the drawbacks of the proposed method as well as existing methods.
The faulty phase leg isolation method [34] will operate only with two phases under faulty
conditions, which results in unbalanced per phase conditions and a reduced peak value.
The method of isolating a faulty device using fuses [35] has the drawback of requiring
additional components in addition to a complex control strategy and the extra stress placed
on the remaining healthy devices. In the method of isolating a faulty cell [36], healthy
devices undergoing reconfiguration conditions will experience a higher voltage stress.
Moreover, this method cannot be applied to different MLIs. The Active Neutral-Point-
Clamped (ANPC) fault-tolerant inverter [37] has many drawbacks, but the main drawback
is that it can only be applied to a three-level condition.
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Compared to the existing methods, the proposed method requires the most add-on
components, namely for the inverter considered, which requires additional thyristors.
Although the additional cost will be higher with the proposed method, the lack of other
disadvantages suggest it is an attractive option, especially for applications requiring high
reliability and near-normal operation.
3.2. Experimental Results
To validate the RSMLI topology and reconfiguration, we conducted experiments by
interfacing with MATLAB/Simulink (Figure 10). A total of six Si4850BDY TrenchFET Gen
IV power MOSFETs were employed. In this setup, the drain-to-source voltage was set to
80 V and the gate-to-source voltage was set to ±20 V, having a dissipated power of 4.5 W at
25 ◦C. A CMOS 8-bit microcomputer possessing 4 K bytes of flash-programmable memory
was employed for the design of a dSPACE DS1103 digital controller in real time. The PWM
signals were generated using the dSPACE under different strategies. The required offline
simulations of the gate signal generation blocks for the proposed symmetrical RSMLI
using the sinusoidal PWM technique were performed with the help of SIMULINK. The
SIMULINK model was compiled before being executed in real time on the dSPACE system.
A “build” function in SIMULINK converts the SIMULINK model into C code, which forms
the source for the real-time dSPACE system interface. The switching pulses are obtained
from the input and output ports of the dSPACE system; they are sent to pulse amplifiers
before application to the gates of the power MOSFETs.
Figure 10. Hardware prototype model.
The output voltages for the healthy, faulty and reconfiguration states are shown
in Figures 11–14, respectively. The staircase 5-level output voltages were generated by
activating the relevant switches in the RSMI topology under the control of a frequency-
based voltage pulse method. To investigate faulty conditions, an open-switch fault was
initiated for switch Sa5 by the opening of its gate pulse. When the fault is initiated in Sa5,
Figure 11b shows that the highest voltage level is missed.
After initiating the proposed reconfiguration method, the voltage is reconfigured to
the original value as shown in Figure 11c. A short-circuit fault is initiated for Sa5 by the mis-
firing of the gate pulse. Switch Sa5 then constitutes a malfunction of the gate-pulse, which
decreases the line current (Figure 12b). The healthy and reconfigured current waveforms
are depicted in Figures 12a,c, respectively. When the proposed reconfiguration method is
initiated, it successfully reconfigures the failed RSMLI in a fraction of a fundamental cycle.
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Figure 11. 5-Level output voltage under healthy, GOC faulty and reconfiguration conditions.
Figure 12. 5-Level output current under healthy, GSC faulty and reconfiguration conditions.
Figure 13. Rotor speed of the induction motor for healthy conditions, and faulty and reconfigura-
tion conditions.
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Figure 14. Electromagnetic torque of the induction motor under healthy, faulty and reconfigura-
tion conditions.
Under prefault conditions, the induction motor rotor speed and torque are main-
tained at constant values to meet the load requirement, as shown in Figures 13a and 14a.
When the GOC and GSC faults are introduced, the values fluctuate, as can be seen in
Figures 13b,d and 14b,d, respectively. After the reconfiguration method is implemented,
they regain their healthy-condition values, as shown in Figures 13c,e and 14c,e, respectively.
4. Conclusions
The main aim of this paper was to introduce a novel fault reconfiguration technique
by utilizing auxiliary switching cells to mitigate open and short circuit faults in a proposed
5-level RSMLI topology which is used in a MIMD system. The DWT–MRA methodology
leads to accurate results for the analysis of faults in MIMD systems. It provides a simple but
reliable fault analysis based on several signatures by using a FEXM, which identifies and
classifies the fault types using prior information. Based on these signatures, a fault reconfig-
uration technique is initiated by switching the auxiliary switch cells with a reconfiguration
switching state. The measured values of the decomposition feature rate D f r and averaged
mean absolute deviation Mad are 0.9250 and 27.76 during the fault reconfiguration, which
are approximately equal to the healthy condition values of 1 and 30.27, respectively, which
underlines the effectiveness of the proposed system. The technique is applicable to any
MIMD system with a high number of voltage levels and can mitigate both open and short
circuit faults. In our experiments we validated the effectiveness of the approach.
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